CS6362  Software Architecture and Design  page 1/8
The University of Texas at Dallas
Computer Science Program

Midterm Test  March 6, 1997

Conditions: Closed book  Duration: 70 minutes

Name: {Please underline last name}

Student Number: ________________________________

1. __________ /20

2. __________ /20

3. __________ /20

4. __________ /20

5. __________ /20

Total __________ /100
1. [20 marks]

For each of the following ten statements, indicate whether it is true (mark T) or false (mark F).
(No penalty for a wrong answer)

T  This is the mid-term test for CS6362.

F  1. All compilers run in a batch mode as this mode is good for conceptual simplicity and adaptability.

T  2. The correctness of a filter is independent of the correctness of its predecessor filters.

T  3. A software architecture serves as an (abstract) skeleton which can be used to expose the ability of a system to meet its gross system requirements.

F  4. Programming-in-the-small focuses on building evolvable software systems, while programming-in-the-large focuses on building efficient data structures and algorithms.

F  5. Classical module interconnection languages (MILs) are powerful enough to describe a variety of architectural styles, such as pipe-and-filter and implicit invocation.

F  6. The single primary role of non-functional requirements during software architectural design should be in selecting among software architectural alternatives after they have been produced by software architects.

F  7. In the style of implicit invocation, modules communicate indirectly with each other by directly accessing shared data.

F  8. In a batch sequential architecture, data flows through a sequence of discrete processing steps where update modules can run concurrently with each other.

T  9. An essential part of any software architectural design should be design rationale, since design rationale explains why the particular architecture is chosen from the (possibly infinitely) large design space.

T  10. A semi-formal approach to designing a software architecture is often considered bad concerning defects but good concerning understandability.
Consider the following four architectures for the KWIC problem.

- **Architecture 1: Shared Data**
  - Master Control
  - Input
  - Circular Shift
  - Alphabetizer
  - Output
  - Input Medium
  - Characters
  - Index
  - Alphabetized Index

- **Architecture 2: Abstract Data Type**
  - Master Control
  - Input
  - Circular Shift
  - Alphabetizer
  - Output
  - Input Medium
  - Characters

- **Architecture 3: Implicit Invocation**
  - Master Control
  - Input
  - Circular Shift
  - Alphabetizer
  - Output
  - Input Medium
  - Line buffer
  - Shifted Lines

- **Architecture 4: Pipe and Filter**
  - Master Control
  - Input
  - Circular Shift
  - Alphabetizer
  - Output
  - Input Medium
2. [continued]

Consider Architecture 1. Describe briefly what and where modification is needed to efficiently “omit” indices starting with a noise word (e.g., the, a, an, to, and, or, etc.).

After the circular shift; a new ”Index-without-noise” will be created and accessed by the Alphabetizer.

Consider Architecture 1 and Architecture 2. Compare them with respect to reusability and space performance.

+ reuse is better supported in Architecture 2 than in Architecture 1, as modules make fewer assumptions about the others with which they interact
- space performance can be poorer in Architecture 2 than in Architecture 1, if not incremental

Consider Architecture 3. Suppose the Output module is to be implicitly invoked, instead of being explicitly invoked by the Master Control module. What kind of data should be generated, and by which module and when?

The Alphabetizer should generate, when it is done with sorting all the circularly shifted lines, ”end-of-alphabetization” data.

Consider Architecture 1 and Architecture 4. Describe briefly the major disadvantage(s) of Architecture 4 when run in a batch mode, when compared to Architecture 1.

- inefficient use of space, as each filter must copy all of the data to its output ports (e.g., all circular shifts in full).
3. [20 marks]

Consider the following module declaration:

module M
provides: a, b, c, d, e;
requires: v, w, x, y, z;
consist-of: module M1, module M2, module M3

module M1
provides: a;
requires: v;
string a, real v
end M1

module M2
provides: b, c, d;
requires: w, x, y;
has-access-to: module M1
consist-of: module M21, module M22, module M23

module M21
provides: b;
requires: w;
boolean b, integer w
end M21

module M22
provides: c;
requires: x;
has-access-to: module M21
integer c, real x
end M22

module M23
provides: d;
requires: y;
has-access-to: module M22
boolean d, string y
end M23
end M2

module M3
provides: e;
requires: z;
has-access-to: module M2
integer e, z
end M3
end M
3. [continued]

1. List the set of (both internal and external) variables that \textit{module M1} has access to.
   \begin{itemize}
   \item a, v
   \end{itemize}

2. List the set of (both internal and external) variables that \textit{module M21} has access to.
   \begin{itemize}
   \item b, w
   \end{itemize}

3. List the set of (both internal and external) variables that \textit{module M22} has access to.
   \begin{itemize}
   \item c, x, b, w
   \end{itemize}

4. List the set of (both internal and external) variables that \textit{module M23} has access to.
   \begin{itemize}
   \item d, y, c, x
   \end{itemize}

5. List the set of (both internal and external) variables that \textit{module M3} has access to.
   \begin{itemize}
   \item e, z, b, c, d, w, x, y
   \end{itemize}
4. [20 marks]

Consider the following declaration of stack:

\[ \text{Stack (E, C): trait */ E(e.g., integer, string) is an element of C, a stack */}
\]

\[
\begin{align*}
\text{new: } & \rightarrow C \\
\text{push: } & C, E \rightarrow C \\
\text{top: } & C \rightarrow E \quad \text{exempting top(new)} \\
\text{pop: } & C \rightarrow C \quad \text{exempting pop(new)} \\
\text{isEmpty: } & C \rightarrow \text{Bool} \\
\end{align*}
\]

\text{asserts}

\[ C \text{ generated by new, push} \]

\[ \text{forall stk: } C, e: E \]

\[ \begin{align*}
\text{top (push(stk, e))} &= e \\
\text{pop (push(stk, e))} &= \text{stk} \\
\text{isEmpty(new)} \\
\text{isEmpty(push(stk, e))} \\
\end{align*} \]

\text{implies}

\[ \text{LinearContainer (push for insert, top for first, pop for rest)} \]

1. What is the value of \( \text{pop (top (stk))} \) for any \( \text{stk: } C \)?
   \[ \text{undefined} \]

2. What is the value of \( \text{top (push (new, e))} \) for any \( e: E \)?
   \[ e \]

3. What is the value of \( \text{pop (push (new, e))} \) for any \( e: E \)?
   \[ \text{the stack generated by } "\text{new}" \]

4. What is the value of \( \text{isEmpty (pop (push (new, e)))} \) for any \( e: E \)?
   \[ \text{true} \]

5. What is the value of \( \text{pop (push (push (new, e), e'))} \) for any \( e, e': E \)?
   \[ \text{the stack generated by } "\text{new}" \text{ containing } e \]

6. What is the value of \( \text{isEmpty (pop (push (push (new, e), e')))} \) for any \( e, e': E \)?
   \[ \text{true} \]

7. What is the value of \( \text{top (pop (push (push (new, e), e')))} \) for any \( e, e': E \)?
   \[ e \]

8. What is the value of \( \text{top (pop (pop (push (push (new, e), e'))))} \) for any \( e, e': E \)?
   \[ \text{undefined} \]

9. What is the value of \( \text{rest (rest (insert (new, e)))} \) for any \( e: E \), assuming that \text{LinearContainer} has access to \text{Stack}?
   \[ \text{undefined} \]
10. What is the value of \texttt{first (insert (rest (insert (new, e)), e'))} for any e, e': E, assuming that 
\texttt{LinearContainer} has access to \texttt{Stack}? 

\texttt{e'}
5. [20 marks]

Consider the following two architectures for an oscilloscope, as discussed in class:

**Architecture 1**

**Architecture 2**


   - boundaries of abstraction conflicted with the needs for function interactions e.g., requires all user interactions with an oscilloscope thru the visual representations

   but, users need to affect the functions in all layers:

   e.g., setting channels in Hardware layer; choosing acquisition mode & parameters (e.g., threshold value) in Digitization layer; creating derived waveforms (e.g., scaling factor) in Visualization layer.

2. [8 marks] What kind of mechanism would be needed to display Measurement on the screen?

   A mechanism to:

   - convert raw measurements to scaled, translated, and clipped measurements (font size, etc. need to be determined as well)

3. [4 marks] Pictorially depict a 2-layer architecture which can be obtained from Architecture 2.