Overview of Virtual Machines *

*This presentation are based on the slides from VMware
http://labs.vmware.com/academic/introduction-to-virtualization
Types of Virtualization

- **Process Virtualization**
  - Language-level: Java, .NET, Smalltalk
  - OS-level: processes, Solaris Zones, BSD Jails, Virtuozzo
  - Cross-ISA emulation: Apple 68K-PPC-x86, Digital FX!32

- **Device Virtualization**
  - Logical vs. physical: VLAN, VPN, NPIV, LUN, RAID

- **System Virtualization**
  - “Hosted”: VMware Workstation, Microsoft VPC, Parallels
  - “Bare metal”: VMware ESX, Xen, Microsoft Hyper-V
Another taxonomy of virtual machine architectures
Starting Point: A Physical Machine

- **Physical Hardware**
  - Processors, memory, chipset, I/O devices, etc.
  - Resources often grossly underutilized

- **Software**
  - Tightly coupled to physical hardware
  - Single active OS instance
  - OS controls hardware
What is a Virtual Machine?

- **Software Abstraction**
  - Behaves like hardware
  - Encapsulates all OS and application state

- **Virtualization Layer**
  - Extra level of indirection
  - Decouples hardware, OS
  - Enforces isolation
  - Multiplexes physical hardware across VMs
Why Virtualize?

- Consolidate resources
  - Server consolidation
  - Client consolidation
- Improve system management
  - For both hardware and software
  - From the desktop to the data center
- Improve the software lifecycle
  - Develop, debug, deploy and maintain applications in virtual machines
- Increase application availability
  - Fast, automated recovery
Consolidate resources

- **Server consolidation**
  - reduce number of servers
  - reduce space, power and cooling
  - 70-80% reduction numbers cited in industry

- **Client consolidation**
  - developers: test multiple OS versions, distributed application configurations on a single machine
  - end user: Windows on Linux, Windows on Mac
  - reduce physical desktop space, avoid managing multiple physical computers
Improve system management

- **Data center management**
  - VM portability and live migration a key enabler
  - automate resource scheduling across a pool of servers
  - optimize for performance and/or power consumption
  - allocate resources for new applications on the fly
  - add/remove servers without application downtime

- **Desktop management**
  - centralize management of desktop VM images
  - automate deployment and patching of desktop VMs
  - run desktop VMs on servers or on client machines

- **Industry-cited 10x increase in sysadmin efficiency**
Improve the software lifecycle

- Develop, debug, deploy and maintain applications in virtual machines
- Power tool for software developers
  - record/replay application execution deterministically
  - trace application behavior online and offline
  - model distributed hardware for multi-tier applications
- Application and OS flexibility
  - run any application or operating system
- Virtual appliances
  - a complete, portable application execution environment
Increase application availability

- Fast, automated recovery
  - automated failover/restart within a cluster
  - disaster recovery across sites
  - VM portability enables this to work reliably across potentially different hardware configurations

- Fault tolerance
  - hypervisor-based fault tolerance against hardware failures [Bressoud and Schneider, SOSP 1995]
  - run two identical VMs on two different machines, backup VM takes over if primary VM’s hardware crashes
  - commercial prototypes beginning to emerge (2008)
Why virtualize?

- Virtualization makes hardware and software more flexible and efficient
- Virtualization improves the way people use and manage computers
Virtualization Properties

**Isolation**
- Fault isolation
- Performance isolation

**Encapsulation**
- Cleanly capture all VM state
- Enables VM snapshots, clones

**Portability**
- Independent of physical hardware
- Enables migration of live, running VMs

**Interposition**
- Transformations on instructions, memory, I/O
- Enables transparent resource overcommitment, encryption, compression, replication …
What is a Virtual Machine Monitor?

- Classic Definition (Popek and Goldberg ’74)

  A virtual machine is taken to be an efficient, isolated duplicate of the real machine. We explain these notions through the idea of a virtual machine monitor (VMM). See Figure 1. As a piece of software a VMM has three essential characteristics. First, the VMM provides an environment for programs which is essentially identical with the original machine; second, programs run in this environment show at worst only minor decreases in speed; and last, the VMM is in complete control of system resources.

- VMM Properties
  - Fidelity
  - Performance
  - Safety and Isolation
Classic Virtualization and Applications

- Classical VMM
  - IBM mainframes: IBM S/360, IBM VM/370
  - Co-designed proprietary hardware, OS, VMM
  - “Trap and emulate” model

- Applications
  - Timeshare several single-user OS instances on expensive hardware
  - Compatibility

From IBM VM/370 product announcement, ca. 1972
Modern Virtualization Renaissance

- **Recent Proliferation of VMs**
  - Considered exotic mainframe technology in 90s
  - Now pervasive in datacenters and clouds
  - Huge commercial success

- **Why?**
  - Introduction on commodity x86 hardware
  - Ability to “do more with less” saves $$$
  - Innovative new capabilities
  - Extremely versatile technology
Modern Virtualization Applications

- **Server Consolidation**
  - Convert underutilized servers to VMs
  - Significant cost savings (equipment, space, power)
  - Increasingly used for virtual desktops

- **Simplified Management**
  - Datacenter provisioning and monitoring
  - Dynamic load balancing

- **Improved Availability**
  - Automatic restart
  - Fault tolerance
  - Disaster recovery

- **Test and Development**
Processor Virtualization

- Trap and Emulate
- Binary Translation
Trap and Emulate

Guest OS + Applications

Virtual Machine Monitor

Page Fault

Undef Instr

vIRQ

MMU Emulation

CPU Emulation

I/O Emulation

Unprivileged

Privileged
“Strictly Virtualizable”

A processor or mode of a processor is *strictly virtualizable* if, when executed in a lesser privileged mode:

- all instructions that access privileged state trap
- all instructions either trap or execute identically
Issues with Trap and Emulate

- Not all architectures support it
- Trap costs may be high
- VMM consumes a privilege level
  - Need to virtualize the protection levels
Issues with Binary Translation

- Translation cache management
- PC synchronization on interrupts
- Self-modifying code
  - Notified on writes to translated guest code
- Protecting VMM from guest
Memory Virtualization

- Shadow Page Tables
- Nested Page Tables
Traditional Address Spaces

Virtual Address Space

Physical Address Space

0 4GB

0 4GB
Traditional Address Translation

Virtual Address → TLB → Physical Address

1. TLB lookup
2. Page Table lookup
3. OS Page Fault Handler
4. TLB hit
5. TLB miss
Virtualized Address Spaces

Virtual Address Space

Guest Page Table

Physical Address Space

VMM PhysMap

Machine Address Space
Virtualized Address Spaces w/ Shadow Page Tables

- Virtual Address Space
- Physical Address Space
- Machine Address Space
- Guest Page Table
- VMM PhysMap
- Shadow Page Table
Virtualized Address Translation w/ Shadow Page Tables

Virtual Address → TLB → Machine Address

Shadow Page Table → TLB → Guest Page Table

PMap

1. Virtual Address
2. Machine Address
3. Shadow Page Table
4. PMap
5. Guest Page Table
6. TLB
Issues with Shadow Page Tables

- Guest page table consistency
  - Rely on guest’s need to invalidate TLB

- Performance considerations
  - Aggressive shadow page table caching necessary
  - Need to trace writes to cached page tables
Virtualized Address Spaces w/ Nested Page Tables

- Virtual Address Space
- Physical Address Space
- Machine Address Space

Guest Page Table
VMM PhysMap
Virtualized Address Translation w/ Nested Page Tables

1. Virtual Address
2. Guest Page Table
3. PhysMap By VMM
4. Machine Address

FEARLESS engineering
Issues with Nested Page Tables

- **Positives**
  - Simplifies monitor design
  - No need for page protection calculus

- **Negatives**
  - Guest page table is in physical address space
  - Need to walk PhysMap multiple times
    - Need physical-to-machine mapping to walk guest page table
    - Need physical-to-machine mapping for original virtual address

- **Other Memory Virtualization Hardware Assists**
  - Monitor Mode has its own address space
    - No need to hide the VMM
Interposition with Memory Virtualization Page Sharing

VM1

Virtual

Physical

VM2

Virtual

Physical

Machine

Read-Only
Copy-on-write
I/O Virtualization

Guest

Virtual Device Driver
Virtual Device Model
Virtual Device Driver
Virtual Device Model
Virtual Device Driver
Virtual Device Model

Abstract Device Model
Device Interposition
Compression
Bandwidth Control
Overshadow
Encryption
Remote Access
Device Sharing

Record / Replay
Page Sharing
Copy-on-Write Disks
Intrusion Detection
Cross-device Emulation
Multiplexing
Scheduling

Attestation
Device Back-ends
Disconnected Operation
Resource Management

H.W. Device Driver
H.W. Device Driver
I/O Virtualization Implementations

Hosted or Split

- Guest OS
  - Device Driver
  - Device Emulation
- Host OS/Dom0/Parent Domain
  - Device Emulation
  - I/O Stack
  - Device Driver

Emulated I/O

- Guest OS
  - Device Driver
- Device Emulation
- I/O Stack
- Device Driver

Hypervisor Direct

- Guest OS
  - Device Driver
- Device Emulation
- I/O Stack
- Device Driver
- Device Manager

Passthrough I/O

- Guest OS
  - Device Driver
- Device Manager

VMware Workstation, VMware Server, Xen, Microsoft Hyper-V, Virtual Server

VMware ESX

VMware ESX (FPT)
Issues with I/O Virtualization

- Need physical memory address translation
  - need to copy
  - need translation
  - need IO MMU
- Need way to dispatch incoming requests
Brief History of VMware x86 Virtualization

- VMware founded
- 1998: VMware founded
- 1999: Workstation 1.0
- 2000: Workstation 2.0, ESX Server 1.0
- 2006: 1998-2005

- x86-64
- Intel VT-x
- AMD-V
- AMD RVI
- Intel EPT
- ESX 2.0 (vSMP)
- ESX 3.0
- ESX 3.5
- ESX 4.0
- Workstation 5.5 (64 bit guests)
Passthrough I/O Virtualization

- **High Performance**
  - Guest drives device directly
  - Minimizes CPU utilization

- **Enabled by HW Assists**
  - I/O-MMU for DMA isolation
    *e.g.* Intel VT-d, AMD IOMMU
  - Partitionable I/O device
    *e.g.* PCI-SIG IOV spec

- **Challenges**
  - Hardware independence
  - Migration, suspend/resume
CPU Virtualization Basics *

*This presentation is based on the slides from VMware
http://labs.vmware.com/academic/introduction-to-virtualization
Computer System Organization

- CPU
  - MMU
  - Controller

- Memory
  - Controller

- Interface

- Local Bus

- NIC
  - LAN

- Controller

- Bridge

- Frame Buffer

- High-Speed I/O Bus

- Controller

- Frame Buffer

- Low-Speed I/O Bus

- CD-ROM

- USB
CPU Organization

- Instruction Set Architecture (ISA)
  Defines:
  - the state visible to the programmer
    - registers and memory
  - the instruction that operate on the state

- ISA typically divided into 2 parts
  - User ISA
    - Primarily for computation
  - System ISA
    - Primarily for system resource management
User ISA - State

User Virtual Memory

Special-Purpose Registers
- Program Counter
- Condition Codes

General-Purpose Registers
- Reg 0
- Reg 1
- Reg n-1

Floating Point Registers
- FP 0
- FP 1
- FP n-1
User ISA – Instructions

Typical Instruction Pipeline

<table>
<thead>
<tr>
<th>Fetch</th>
<th>Decode</th>
<th>Registers</th>
<th>Issue</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Integer
- Memory
- Control Flow
- Floating Point

**Integer**
- Add
- Sub
- And
- Compare
- ...

**Memory**
- Load byte
- Load Word
- Store Multiple
- Push
- ...

**Control Flow**
- Jump
- Jump equal
- Call
- Return
- ...

**Floating Point**
- Add single
- Mult. double
- Sqrt double
- ...

Instruction Groupings
System ISA

- Privilege Levels
- Control Registers
- Traps and Interrupts
  - Hardcoded Vectors
  - Dispatch Table
- System Clock
- MMU
  - Page Tables
  - TLB
- I/O Device Access
Outline

- CPU Background
- Virtualization Techniques
  - System ISA Virtualization
  - Instruction Interpretation
  - Trap and Emulate
  - Binary Translation
  - Hybrid Models
Formally, virtualization involves the construction of an isomorphism from guest state to host state.

\[
\begin{align*}
S_i & \xrightarrow{e(S_i)} S_j \\
V(S_i) & \xrightarrow{V(S_i)} V(S_j) \\
S_i' & \xrightarrow{e'(S_i')} S_j'
\end{align*}
\]
Virtualizing the System ISA

- Hardware needed by monitor
  - Ex: monitor must control real hardware interrupts

- Access to hardware would allow VM to compromise isolation boundaries
  - Ex: access to MMU would allow VM to write any page

- So…
  - All access to the virtual System ISA by the guest must be emulated by the monitor in software.
  - System state kept in memory.
  - System instructions are implemented as functions in the monitor.
Example: CPUState

- Goal for CPU virtualization techniques
  - Process normal instructions as fast as possible
  - Forward privileged instructions to emulation routines

```c
static struct {
    uint32  GPR[16];
    uint32  LR;
    uint32  PC;
    int     IE;
    int     IRQ;
} CPUState;

void CPU_CLI(void)
{
    CPUState.IE = 0;
}

void CPU_STI(void)
{
    CPUState.IE = 1;
}
```
Instruction Interpretation

- Emulate Fetch/Decode/Execute pipeline in software

- Postives
  - Easy to implement
  - Minimal complexity

- Negatives
  - Slow!
Example: Virtualizing the Interrupt Flag w/ Instruction Interpreter

```c
void CPU_Run(void)
{
    while (1) {
        inst = Fetch(CPUState.PC);
        CPUState.PC += 4;
        switch (inst) {
            case ADD:
                CPUState.GPR[rd] = GPR[rn] + GPR[rm];
                break;
            ...
            case CLI:
                CPU_CLI();
                break;
            case STI:
                CPU_STI();
                break;
        }
        if (CPUState.IRQ && CPUState.IE) {
            CPUState.IE = 0;
            CPU_Vector(EXC_INT);
        }
    }
}
void CPU_CLI(void)
{
    CPUState.IE = 0;
}
void CPU_STI(void)
{
    CPUState.IE = 1;
}
void CPU_Vector(int exc)
{
    CPUState.LR = CPUState.PC;
    CPUState.PC = disTab[exc];
}
```
Trap and Emulate

Guest OS + Applications

- Page Fault
- Undef Instr
- vIRQ

MMU Emulation
CPU Emulation
I/O Emulation

Virtual Machine Monitor

Unprivileged
Privileged
“Strictly Virtualizable”

A processor or mode of a processor is strictly virtualizable if, when executed in a lesser privileged mode:

- all instructions that access privileged state trap
- all instructions either trap or execute identically
- …
Issues with Trap and Emulate

- Not all architectures support it
- Trap costs may be high
- Monitor uses a privilege level
  - Need to virtualize the protection levels
Basic Blocks

Guest Code

vPC

- mov ebx, eax
- cli
- and ebx, ~0xffff
- mov ebx, cr3
- sti
- ret

Straight-line code

Basic Block

Control flow
## Binary Translation

### Guest Code

<table>
<thead>
<tr>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>mov ebx, eax</td>
</tr>
<tr>
<td>cli</td>
</tr>
<tr>
<td>and ebx, ~0xffffffff</td>
</tr>
<tr>
<td>mov ebx, cr3</td>
</tr>
<tr>
<td>sti</td>
</tr>
<tr>
<td>ret</td>
</tr>
</tbody>
</table>

### Translation Cache

<table>
<thead>
<tr>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>mov ebx, eax</td>
</tr>
<tr>
<td>call HANDLE_CLI</td>
</tr>
<tr>
<td>and ebx, ~0xffffffff</td>
</tr>
<tr>
<td>mov [CO_ARG], ebx</td>
</tr>
<tr>
<td>call HANDLE_CR3</td>
</tr>
<tr>
<td>call HANDLE_STI</td>
</tr>
<tr>
<td>jmp HANDLE_RET</td>
</tr>
</tbody>
</table>

*start*
Binary Translation

Guest Code

- `mov ebx, eax`
- `cli`
- `and ebx, ~0xfff`
- `mov ebx, cr3`
- `sti`
- `ret`

Translation Cache

- `mov ebx, eax`
- `mov [CPU_IE], 0`
- `and ebx, ~0xfff`
- `mov [CO_ARG], ebx`
- `call HANDLE_CR3`
- `mov [CPU_IE], 1`
- `test [CPU_IRQ], 1`
- `jne`  
- `call HANDLE_INTS`
- `jmp HANDLE_RET`
### Basic Binary Translator

```c
void BT_Run(void)
{
    CPUState.PC = _start;
    BT_Continue();
}

void BT_Continue(void)
{
    void *tcpc;
    tcpc = BTFindBB(CPUState.PC);
    if (!tcpc) {
        tcpc = BTTranslate(CPUState.PC);
    }
    RestoreRegsAndJump(tcpc);
}

void *BTTranslate(uint32 pc)
{
    void *start = TCTop;
    uint32 TCPC = pc;
    while (1) {
        inst = Fetch(TCPC);
        TCPC += 4;
        if (IsPrivileged(inst)) {
            EmitCallout();
        } else if (IsControlFlow(inst)) {
            EmitEndBB();
            break;
        } else {
            /* ident translation */
            EmitInst(inst);
        }
    }
    return start;
}
```
void BT_CalloutSTI(BTSavedRegs regs)
{
    CPUState.PC = BTFindPC(regs.tcpc);
    CPUState.GPR[] = regs.GPR[];

    CPU_STI();

    CPUState.PC += 4;

    if (CPUState.IRQ && CPUState.IE) {
        CPUVector();
        BT_Continue();
        /* NOT_REACHED */
    }

    return;
}
Issues with Binary Translation

- Translation cache index data structure
- PC Synchronization on interrupts
- Self-modifying code
  - Notified on writes to translated guest code
Other Uses for Binary Translation

- Cross ISA translators
  - Digital FX!32
- Optimizing translators
  - H.P. Dynamo
- High level language byte code translators
  - Java
  - .NET/CLI
Hybrid Approach

- Binary Translation for the Kernel
- Direct Execution (Trap-and-emulate) for the User
- U.S. Patent 6,397,242

Diagram:
- DirectExec OK?
  - Yes: Direct Execution Jump to Guest PC
    - Yes: Execute In TC
    - No: TC Validate
      - Yes: Execute In TC
      - No: Callout
    - Trap: Handle Priv. Instruction
  - No: TC Validate
    - Yes: Execute In TC
    - No: Callout
    - Trap: Handle Priv. Instruction
Traditional Address Spaces

Physical Address Space

0  4GB

RAM  Frame Buffer  Devices  ROM
Memory Virtualization Basics *

*This presentation are based on the slides from VMware
http://labs.vmware.com/academic/introduction-to-virtualization
Traditional Address Spaces

- Background Process
- Operating System
- Current Process
- Operating System
- RAM
- Frame Buffer
- Devices
- ROM

Virtual Address Space
Physical Address Space
Memory Management Unit (MMU)

- Virtual Address to Physical Address Translation
  - Works in fixed-sized pages
  - Page Protection

- Translation Look-aside Buffer
  - TLB caches recently used Virtual to Physical mappings

- Control registers
  - Page Table location
  - Current ASID
  - Alignment checking
Types of MMUs

- **Architected Page Tables**
  - x86, x86-64, ARM, IBM System/370, PowerPC
  - Hardware defines page table layout
  - Hardware walks page table on TLB miss

- **Architected TLBs**
  - MIPS, SPARC, Alpha
  - Hardware defines the interface to TLB
  - Software reloads TLB on misses
  - Page table layout free to software

- **Segmentation / No MMU**
  - Low-end ARMs, micro-controllers
  - Para-virtualization required
Traditional Address Translation w/Architected Page Tables

1. Virtual Address
2. Process Page Table
3. Operating System’s Page Fault Handler
4. TLB
5. Physical Address
Virtualized Address Spaces

0 - 4GB

Current Guest Process | Guest OS

Virtual RAM

0 - 4GB

Virtual Frame Buffer | Virtual Devices | Virtual ROM

Virtual Address Spaces

Physical Address Spaces
Virtualized Address Spaces

Virtual Address Spaces
- Current Guest Process
- Guest OS

Physical Address Spaces
- Virtual RAM
- VirtualFrame Buffer
- Virtual Devices
- Virtual ROM

Machine Address Space
- RAM
- Devices
- Frame Buffer
- ROM
Outline

- Background
- Virtualization Techniques
  - Emulated TLB
  - Shadow Page Tables
- Page Protection
  - Memory Tracing
  - Hiding the Monitor
- Hardware-supported Memory Virtualization
  - Nested Page Tables
Virtualized Address Spaces w/ Emulated TLB

- Virtual Address Space: 4GB
- Physical Address Space: 4GB
- Machine Address Space: 4GB

- Emulated TLB Page Table
- Guest Page Table
- VMM PhysMap
Virtualized Address Translation w/ Emulated TLB

1. Virtual Address
2. Emulated TLB Page Table
3. PMap
4. Machine Address
5. Guest Page Table
6. TLB
Issues with Emulated TLBs

- Guest page table consistency
  - Rely on Guest’s need to invalidate TLB
  - Guest TLB invalidations caught by monitor, emulated

- Performance
  - Guest context switches flush entire software TLB
Shadow Page Tables

Virtual CR3

Real CR3

Guest Page Table

Guest Page Table

Guest Page Table

Shadow Page Table

Shadow Page Table

Shadow Page Table
Guest Write to CR3

Virtual CR3

Real CR3

Guest Page Table

Guest Page Table

Guest Page Table

Shadow Page Table

Shadow Page Table

Shadow Page Table
Guest Write to CR3
Undiscovered Guest Page Table

Virtual CR3

Real CR3

Guest Page Table

Guest Page Table

Guest Page Table

Guest Page Table

Shadow Page Table

Shadow Page Table

Shadow Page Table

Shadow Page Table

Virtual CR3

Real CR3

Guest Page Table

Guest Page Table

Guest Page Table

Guest Page Table

Shadow Page Table

Shadow Page Table

Shadow Page Table

Shadow Page Table
Issues with Shadow Page Tables

- **Positives**
  - Handle page faults in same way as Emulated TLBs
  - Fast guest context switching

- **Page Table Consistency**
  - Guest may not need invalidate TLB on writes to off-line page tables
  - Need to trace writes to shadow page tables to invalidate entries

- **Memory Bloat**
  - Caching guest page tables takes memory
  - Need to determine when guest has reused page tables
Memory Tracing

- Call a monitor handler on access to a traced page
  - Before guest reads
  - After guest writes
  - Before guest writes

- Modules can install traces and register for callbacks
  - Binary Translator for cache consistency
  - Shadow Page Tables for cache consistency
  - Devices
    - Memory-mapped I/O, Frame buffer
  - ROM
  - COW
Memory Tracing (cont.)

- Traces installed on Physical Pages
  - Need to know if data on page has changed regardless of what virtual address it was written through

- Use Page Protection to cause traps on traced pages
  - Downgrade protection
    - Write traced pages downgrade to read-only
    - Read traced pages downgrade to invalid
Mapping installed with downgraded privileges
Hiding the Monitor

- Monitor must be in the Virtual Address space
  - Exception / Interrupt handlers
  - Binary Translator
    - Translation Cache
    - Callout glue code
    - Register spill / fill locations
    - Emulated control registers
Hiding the Monitor – Options for Trap-and-Emulate

- Address space switch on Exceptions / Interrupts
  - Must be supported by the hardware
- Occupy some space in guest virtual address space
  - Need to protect monitor from guest accesses
    * Use page protection
  - Need to emulate guest accesses to monitor ranges
    * Manually translate guest virtual to machine
    * Emulate instruction
      - Must be able to handle all memory accessing instructions
Hiding the Monitor – Options for Binary Translation

- Translation cache intermingles guest and monitor memory accesses
  - Need to distinguish these accesses
  - Monitor accesses have full privileges
  - Guest accesses have lesser privileges

- On x86 can use segmentation
  - Monitor lives in high memory
  - Guest segments truncated to allow no access to monitor
  - Binary translator uses guest segments for guest accesses and monitor segments for monitor accesses
Outline

- Background
- Virtualization Techniques
  - Emulated TLB
  - Shadow Page Tables
- Page Protection
  - Memory Tracing
  - Hiding the Monitor
- Hardware-supported Memory Virtualization
  - Nested Page Tables
Virtualized Address Spaces w/ Nested Page Tables

- Virtual Address Space
- Physical Address Space
- Machine Address Space

Guest Page Table
VMM PhysMap
Virtualized Address Translation w/ Nested Page Tables

1. Virtual Address -> Guest Page Table
2. Guest Page Table -> PhysMap By VMM
3. PhysMap By VMM -> Machine Address

FEARLESS engineering
Issues with Nested Page Tables

- **Positives**
  - Simplifies monitor design
  - No need for page protection calculus

- **Negatives**
  - Guest page table is in physical address space
  - Need to walk PhysMap multiple times
    - Need physical to machine mapping to walk guest page table
    - Need physical to machine mapping for original virtual address

- **Other Memory Virtualization Hardware Assists**
  - Monitor Mode has its own address space
    - No need to hide the monitor
Interposition with Memory Virtualization Page Sharing

VM1

Virtual

Physical

VM2

Virtual

Physical

Machine

Read-Only
Copy-on-write