Advanced Design System – 2009

Fundamentals



Intensive hands-on training...prerequisite for all other ADS courses.

Course Part Number N3211A/B


from Agilent EEsof EDA Customer Education

Workbook part number: E8900-90672



Introductions & Logistics:





• **Students:** Introduce yourself, your job, your experience with CAE tools, and your expectations for this class.




What is the value of this class?

You practice using ADS

With the <u>aid of an instructor</u>, you get <u>hands-on</u> experience.

You gain expertise


You learn the same methods used by ADS experts in the <u>examples directory</u>.





Topic 1:

ADS Basics and Circuit Simulation Fundamentals



Agilent Technologies




Topics and measurements in this class:

Built-in example designs Tuning feature System behavioral models Amp, filter, and mixer measurements **Measurement equations** DC simulations: curves, bias, sweeps Models, parameters, libraries AC simulations: gain, group delay, noise **Use of DesignGuides: filter and smith chart** S-parameters: matching & optimization Momentum, E-Syn, DAC **Transient & Harmonic Balance** 2-tone simulations such as TOI (IP3) Noise figure, power and distortion **Circuit Envelope simulations** Modulated sources: GSM & CDMA **Ptolemy simulation** and more...

Applies to:


RFIC, RF board, uWave circuits, and Systems,





Schedule of Topics and Lab exercises

Approximately 3 topics per day:



GOAL: Complete all the labs - you will be busy!



Extra: The instructor may have class exercises or demos, if applicable. Also, if time allows, ask for information on other topics, circuit simulations, Design Guides, or examples.



How this class is structured:

Lab Exercises: 75 %

are for fast-paced students.

All exercises build on each other.

Optional steps are not required and

Lecture: 25 %


Instructor describes the theory and the lab exercise using overhead slides, demos, etc.

Extra Exercises are provided for future practice.



Logistics and Materials:


- Class hours:
- Food, facilities, phone:
- WORKBOOK
 - Contains: slides, lab exercises, appendix.
- About the COMPUTERS
 - Login:
 - Password:









Here is ADS Simplified: 3 steps








ADS Windows: Main, Schematic, Status, Data Display






Start ADS and create a project...






ADS Main window Tools...

Click Tools > Preferences:






Files and folders are automatically created for new projects and a blank schematic window opens!








NOTE: A new schematic becomes a .dsn file in the networks directory only after you save it with a name.


More on schematic!



Inserting and editing components










Library vendor parts + all your circuits Search in any column – including URLs

Analog/RF Libraries	^	Search		Search	Search	Search	
Projects Analog Parts Library (No L		Component	-	Description	Library	Vendor	^
⊕ Analog/RF		pb_hp_AT41486_19931202		AT41486: AVNK86 Pack	RF_Transistor	Agilent Techn	L
Block Text Fonts		pb_hp_AT41511_19931202	ЪŚ	AT41511: SOT143 Pack	RF_Transistor	Agilent Techn	L
🖮 Board Demo Design Kit		pb_hp_AT41511_19950125		AT41511: To inco	rt a component	t drag and drop	the
Frequently Used DSP Com		pb_hp_AT41533_19950125		A141533	•		uie
HF Diode Library		pb_hp_AT41586_19931202		A141580'	nent name onto a	-	
Measurement Based SMT		pb_hp_AT41586_19950125		A141.000.	rch any column,	, type text into th	e Sea
Microwave Transistor Library	,	pb_hp_AT42010_19920721		AI 42010:	ove the column.		
RF Passive SMT Library		pb_hp_AT42010_19921101		A142010.	or show a colu		-
RF Transistor Library		pb_hp_AT42035_19911003		AT42035,	name and check		
Packaged BJTs		pb_hp_AT42035_19920721		AT 42033.	rrange columns	, drag the colum	n nam
Packaged GaAs FETs		pb_hp_AT42035_19921101		AT42035: or right			
Packaged Power MOSF	-	pb_hp_AT42070_19920721		711 120701	ze columns , dra	g the seperator b	etwee
■ S Parameter Library (No L		pb_hp_AT42070_19921101		AT42070, column	names.		

Select the part and it is attached to your cursor, ready to insert.




One more slide on schematics...




Check your Schematic for errors

Click: Tools > Check Representation

Before or after simulation!





Next, setting up a simulation...




First step: insert a <u>Simulation Controller</u>

Select the palette:

Simulation-S_Param Simulation-DC Simulation-AC Simulation-AC Simulation-HB Simulation-LSSP Simulation-Envelope Simulation-Envelope Simulation-Transient Simulation-Batch Simulation-ChannelSim Simulation-Instrument Simulation-Instrument Simulation-Sequencing

Other Palette items: Sweep Plan, Options, Meas Eqn. Some items (measurements and components) are simulation specific.




*NOTE asterisk means schematic is not yet saved.

Next, editing the controller!






Next, edit the Simulation parameters...








Click: Simulate > Simulation Setup:




Simulation information: Status Window





Data Display (DDS) window

It automatically opens or you can open this window from any Schematic or the ADS Main window:




NOTE: Use the Options menu for control of DDS features turn on/off toolbar icons, set Hot Keys, etc. Next, plotting data...



List or plot the simulation data...




Next, the S(2,1) plot and more ...




You control all your simulation data

Here is S(2,1) and more - the default DDS name is the same as the schematic!






TUNING PARAMETERS: tune mode = simulation!







ZAP your projects for e-mail or disk

From the Main window, click: File > Archive or Unarchive

🖬 Archive Project	2	
Archive Project: C:\users\default\lab1_prj To File: C:\users\default\ ✓ Archive Project Hierarchy	Browse Working Directory Startup Directory Example Director Browse Working Directory Startup Directory	NOTE: Archive files
ОК	Cancel Help	become .ZAP files (like .ZIP files).
📧 Unarchive Project	?	They can include all networks, data, and display files (entire
Unarchive File: C:\users\default\ To Directory: C:\users\default\	Browse Working Directory Startup Director Browse Working Directory Startup Director	
Open Project After Unarchive		
ОК	Cancel Help	


At the end of this course, archive your projects to C:\temp and then copy the ZAP files to your floppy or CD drive. Be sure to delete the datasets if using a floppy disk - not necessary if copy to a CD or if you are e-mailing a zap file.

ADS technical support in the United States call: 1 - 800 - 473-3763. Or, on the Web: Attp://eesof.tm.agilent.com/support/supp101.html



ADS has some powerful features:

- Templates
- Examples
- Design Guides




- Smart Simulation Wizard
- Test Labs and Test Benches
- Link to GENESYS

The next few slides briefly shows these features. Then you will start the first lab exercise!



Templates for simulation and data display



Examples and Example Search...

L	<u></u>	
L		
L		

File View Main window File View icons



File View Tools Window DesignKit Desi File View Project View File Browser File Browser File Browser File Browser Compet View File Browser Compet View File Browser Compet View File Compet View Compet Vi	Search ✓ Components ✓ Keywords ✓ Expressions Query ACPR acpr acpr_is_136 acpr_is_136transmitted acpr_vi acpr_vi acpr_vr acprs acprtest	Results Image: Second
	 Show Valid Search Words Tips AND and OR are supported (boolean logic) * = Wildcard Project not installed in your ADS directory 	Path Mode Open Selected Project Copy to Current Project View Only
PtolemyDocExamples PtolemyDocExamples RF_Board RF_SiP RFIC SDFHdlCosim SignalIntegril Search up to f		Cancel Help out do not combine AND and C y). Also, copy Data Displays!



The KC: Knowledge Center

Supported customers receive a Username and Password. Search the Knowledge Center by topic ...




Agilent EEsof Technical Support Documents and Exa	al Support Documents and Examples amples content is created by Technical Support Engineers and other subject matter experts in EEsof EDA. desired category of the support documentation for a product.
Technical Support Documents and Examples Internal ADS Complete design solution Topics AEL Boot Errors	Image: Straight of the straight
IC-CAP Param. Extract Topics Topics Configuration Connected Solutions Data Display Design Environment Design Kits DesignGuides Dynamic Link EMDS for ADS Examples	SystemVu Affordable Topics You get access to more documents, downloads, and the latest examples
AMDS 3-D design/mo Topics File General General General General Instalation Instrument Server & IO Layout Library Builder Licensing Migration	
Privacy Statement [®] Terms of L Printing This page has been viewed 291 SiMKit Simulation Tools	2000-2008# M.



Design Guides: design + simulation

DesignGuide	🚟 Filter DesignGuide			
Designation	File Tools View			• Filter DC is a synthesis tool $(\Gamma$
🕀 Amplifier	<i>दु</i> 🖇 🗱 🖂 ÷•0 🗙 🗄			• Filter DG is a synthesis tool (E-
Bluetooth	Current Schematic	SmartComponent		syn replacement).
Filter	[lab1 pri]: 2		v	
Linearization Freg Multipliers and Dividers	Current Design	SmartComponent Capability		Smith Chart utility can be for
Mixers	untitled2	Design, Simulate, Yield, Display		• Since Chart utility can be for
Oscillator				matching.
Passive Circuit	Overview Filter Assistant Simulation Assistant Yield Assista	t Display Assistant		matoring.
PLL	Impedances	Ap (di	iB)	Other DGs are available - some
RF System	Source Load Response Ty Maximally Fl			
Analog/Digital Conversion	50 50	As (dt 20	B)	are like templates.
Budget Analysis	First Element			are like terripiates.
Loadpull	Parallel	2	🗢 dB/square	
Radar Applications				
IBIS Library	Order (N)			
TDSCDMA	4			
UWB WLAN			View All	
WLAN VPI Link Utility	Design Information	Max	File Euk	Wew Circles Help
Signal Integrity Applications	Order:	1	# Palette	
Wireline Applications	*		E E	Freq (GHz) 20 (Ohms) Current Schematic SmartComponent 1 50 V Normalize V V
cdma2000	Minimum Insertion Loss: 0.0000 Fp	Fs Units		Define Source), cad Network Terminations
Preferences			1114	4 Network Response
		OU WILL USE T	HESEI	N 25.59466 0hm Max
	Design			
		THE LAB EXER	CISES	riag V Tracej
Filter DG - All	✓ ✓			5 5 5 5 1 1 V
-				
Palette 🗗				Mn D
· 다 · 다				Start Freq: 0 Stop Freq: 2.0e9 Reset
				10 Network Schematic
	DA_LCLowpassDT_untitl DA_LCLowpassDT1	L2 L2 L=6.08698 nH		
	DA_LCLowpassDT1	52 nH L=6.08698 nH Ohm R=1e-12 Ohm		0.3 O Load Z
	Port P1	Port P2		
	Num=1 L C	L c Num=2 C2		Lock Source Impedence Lock Load Impedence Imp
ST ST	C=2.43479 pF	C=5.87810 pF		VSWR: 1.01424 Y: 0.99000 +1 -0.00990 Zo: Volue: 25.59466 Ohm Loss: Q
		÷		Build ADS Grouit Auto 2-Element Match Reset Close






Test Labs and Test Benches

SP Lab

For S-parameter analysis, you save simulation time and memory! ADS now contains examples of using these. NOTE: Series IV users may remember this concept.



TEST LAB: simulator is flagged to use Test Benches for analysis. **TEST BENCHES** are separate circuits with separate port assignments – <u>no need to put</u> <u>all circuits on one schematic</u> <u>with consecutive port numbers</u> for multi-stage designs.

For example, set up an optimization to create a simulation model equal to the measured S-parameters.

More on this later: in the S-parameter analysis section.




ADS link with GENESYS...

Use ADS with GENESYS or Spectrasys – some rules apply.

ls Lavout Simulate		
out Simulate	e Window [DynamicL
SYS Synthesis	6	
ASYS	*\\	
Notebook		

Purpose: transfer GENESYS schematics to ADS for analysis.



NOTE: ADS prj and GENESYS workspace must be opened on PC at the same time. Also, models not mapped in both will be reported.





Lab 1:

Circuit Simulation Fundamentals




Learn Circuit Simulation Basics

- Create a new project: lab1
- Build a low-pass filter in the schematic
- S-parameter simulation
- Display the results: S21 transmission
- Tune the filter response
- Create another schematic in lab1 project
- Copy an example RFIC amplifier into lab1 project
- Setup the Vin and Vout node voltage names
- Perform a Harmonic Balance simulation
- Display the spectrum and gain equation results

NOTE: Lab 1 can be skipped if you already know the basic operation of ADS. Or, try the extra exercises at the end of the lab.








Low-pass filter: S-parameter simulation

Build the filter, simulate and tune the filter parameters...





RFIC example: Harmonic Balance simulation

