Digital Circuits

Instructor  Dinesh K. Bhatia, 972-883-2386, dinesh AT utdallas.edu, ECSN 4.926.

URL  http://www.utdallas.edu/~dinesh


Goals
The primary goal of this course is to understand basic digital circuits. Digital circuits form the basis for most of the electronic devices ranging from small electronic toys to large scale computers. The material covered in this course will deal with fundamental concepts that are used to design and implement digital circuits. All digital circuits operate based on fundamental circuits covered in this class. After completing this course, students will be able to design digital circuits of low complexity.

Course Requirements:

Prerequisites:  EE 2310  Co-requisite:  EE 3120

Course Learning Objectives

- Ability to design, analyze, and optimize combinational logic circuits
- Ability to design, analyze, and optimize synchronous sequential logic circuits
- Ability to conduct timing analysis on combinational and sequential logic circuits
- Ability to understand and apply practical aspects of digital design including datapath components
- Ability to understand basic logic gate implementations and their electrical properties

Assignments & Examination Policy
There will be several homework assignments. It is student's responsibility to download and solve homework in time. Homework must be turned in on time. Assignments will be announced in class but no printed copies will be distributed. Homework provides practice to solve difficult problems. Students are welcome to discuss homework with instructor and teaching assistants.

Students are permitted to submit assignments in groups; this is not required but optional. Group submissions will be handled as follows:

- All groups will consist of no more than four students.
- Each group must discuss and submit ONLY ONE submission per homework assignment. All members must sign all assignments.
- One member of each group will be called by the TA to explain the work done by the group. This may not be done for all assignments.
- ALL members of the group get the same grade for the assignment and this grade depends on a combination of the quality of the submission and the explanation of the selected member.
- Each group will submit the names and signatures of its members to the instructor before the first homework assignment. Students will be permitted to change their group ONLY ONCE, after the first homework assignment.

Single member group will need only a submission for each homework assignment.

First examination will cover material covered from first day to the class before the examination. Second examination will cover material from the end of first examination to whatever is covered before second examination. Final examination will be comprehensive. Each exam will be closed book, closed notes, open mind, and closed neighbor.
Policies
EE 3320 course will be conducted in a professional manner and students and instructor have shared responsibility of making it an enjoyable learning experience. All classes and exams will be conducted as per the rules of UT-Dallas. Students are encouraged to discuss problems, issues, and current trends in digital circuit design. However cheating and academic dishonesty is to be avoided. University of Texas at Dallas has good description of related issues on its website and students are encouraged to read them at: http://www.utdallas.edu/deanofstudents/

Grading Policy
Final grades in this course will be based on several homework assignments and two examinations given throughout the semester and a final examination. No makeup examinations will be offered in this course. Any graded work can be disputed in writing within one week of the return of that work. Complete work will be re-graded.

The grading policy is:

<table>
<thead>
<tr>
<th>Assignment</th>
<th>Percentage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Assignments</td>
<td>10%</td>
</tr>
<tr>
<td>First Examination</td>
<td>25%</td>
</tr>
<tr>
<td>Second Examination</td>
<td>30%</td>
</tr>
<tr>
<td>Final Examination</td>
<td>35%</td>
</tr>
</tbody>
</table>

Important Dates
There will be no make up examination.

- **First Class:** Tuesday, Aug. 25, 2015
- **Last Class:** Tuesday, Dec. 8, 2015
- **Fall Break:** Nov. 23 to Nov. 25, 2015
- **1st Exam:** Tuesday, Oct. 6, 2015
- **2nd Exam:** Thursday, Nov. 19, 2015
- **Final Exam:** TBD

List of Topics (with Section #s from the text book)

<table>
<thead>
<tr>
<th>No.</th>
<th>Topic</th>
<th>Section #</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Introduction</td>
<td>1.1-1.3</td>
</tr>
<tr>
<td>2</td>
<td>Digital Logic Design Fundamentals</td>
<td>2.4, 2.5, 2.6, A.1-A.3 (self-study)</td>
</tr>
<tr>
<td></td>
<td>a. Review: Truth tables, Boolean algebra and algebraic proofs</td>
<td>2.6-2.8, pp. 419-422</td>
</tr>
<tr>
<td></td>
<td>b. AND-OR, OR-AND, NAND, NOR, XOR, XNOR circuits</td>
<td>9.1, 9.2 (Verilog)</td>
</tr>
<tr>
<td></td>
<td>c. Combinational logic design using Verilog</td>
<td>6.1, 6.2</td>
</tr>
<tr>
<td></td>
<td>d. Logic minimization (SOP and POS forms)</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Combinational Logic Analysis and Design</td>
<td>2.10 (pp. 91,92)</td>
</tr>
<tr>
<td></td>
<td>a. Functional and Timing analysis</td>
<td>2.9</td>
</tr>
<tr>
<td></td>
<td>b. Decoders and Encoders</td>
<td>2.9 (pp. 93)</td>
</tr>
<tr>
<td></td>
<td>c. Multiplexers and Demultiplexers</td>
<td>5.7 (pp. 292, 308,309), pp. 424-431</td>
</tr>
<tr>
<td></td>
<td>d. PLDs: ROM based logic design</td>
<td>pp. 227</td>
</tr>
<tr>
<td></td>
<td>e. Tristate Logic</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Sequential Logic Elements</td>
<td>3.2</td>
</tr>
<tr>
<td></td>
<td>a. Latches and Flip-flops</td>
<td>3.5 (pp. 146-150)</td>
</tr>
<tr>
<td></td>
<td>b. Latch and flip-flop timings</td>
<td>4.2</td>
</tr>
<tr>
<td></td>
<td>c. Registers</td>
<td></td>
</tr>
</tbody>
</table>
5 Sequential Logic Analysis and Design
   a. Sequential logic analysis
   b. Sequential logic design
   c. Sequential logic design using Verilog
   d. Sequential logic circuit timing
   e. State minimization and State encoding (assignment)

   3.4 (pp. 140), 6.3 (pp. 360)  
   3.3, 3.4
   9.3 (pp. 502, 504, 506)  
   5.5

6 Datapath Components
   a. Review: Number system
   b. Signed number representation
   c. Adders and Subractors
   d. Comparators
   e. Arithmetic-Logic Unit (ALU)
   f. Combinational Shifter
   g. Multipliers
   h. Counter and Timers
   i. Fixed-Point Representation & Arithmetic
   j. Floating-Point Representation & Arithmetic
   k. Advanced Topics
      • Carry Lookahead Adder
      • Register Files
      • Pipelining and Parallelism

   1.2 (pp. 11-21), B.2 (self-study)  
   4.6 (pp. 200)  
   4.3, 4.6, 9.4 (pp. 510, 512, 515)  
   4.4
   4.7
   4.8
   4.9
   B.3
   B.4
   6.4
   4.10
   6.5 (pp. 377-380)

7 Logic Gates Implementation
   a. CMOS implementation of basic logic gates
   b. Electrical properties of logic gates

   2.1-2.3
   ...  
   ...  

8 Digital Design Examples

   9.5, pp. 234, C.1-C.3

Student Conduct and Discipline

The University of Texas System and The University of Texas at Dallas have rules and regulations for the orderly and efficient conduct of their business. It is the responsibility of each student and each student organization to be knowledgeable about the rules and regulations which govern student conduct and activities. General information on student conduct and discipline is contained in the UTD publication, A to Z Guide, which is provided to all registered students each academic year.

The University of Texas at Dallas administers student discipline within the procedures of recognized and established due process. Procedures are defined and described in the Rules and Regulations, Board of Regents, The University of Texas System, Part 1, Chapter VI, Section 3, and in Title V, Rules on Student Services and Activities of the university’s Handbook of Operating Procedures. Copies of these rules and regulations are available to students in the Office of the Dean of Students, where staff members are available to assist students in interpreting the rules and regulations.

A student at the university neither loses the rights nor escapes the responsibilities of citizenship. He or she is expected to obey federal, state, and local laws as well as the Regents’ Rules, university regulations, and administrative rules. Students are subject to discipline for violating the standards of conduct whether such conduct takes place on or off campus, or whether civil or criminal penalties are also imposed for such conduct.

Academic Integrity

The faculty expects from its students a high level of responsibility and academic honesty. Because the value of an academic degree depends upon the absolute integrity of the work done by the student for that degree, it is imperative that a student demonstrate a high standard of individual honor in his or her scholastic work.

Scholastic dishonesty includes, but is not limited to, statements, acts or omissions related to applications for enrollment or the award of a degree, and/or the submission as one’s own work or material that is not one’s own. As a general rule, scholastic dishonesty involves one of the following acts: cheating, plagiarism, collusion and/or falsifying academic records. Students suspected of academic dishonesty are subject to disciplinary proceedings.
Plagiarism, especially from the web, from portions of papers for other classes, and from any other source is unacceptable and will be dealt with under the university’s policy on plagiarism (see general catalog for details). This course will use the resources of turnitin.com, which searches the web for possible plagiarism and is over 90% effective.

Email Use

The University of Texas at Dallas recognizes the value and efficiency of communication between faculty/staff and students through electronic mail. At the same time, email raises some issues concerning security and the identity of each individual in an email exchange. The university encourages all official student email correspondence be sent only to a student’s U.T. Dallas email address and that faculty and staff consider email from students official only if it originates from a UTD student account. This allows the university to maintain a high degree of confidence in the identity of all individual corresponding and the security of the transmitted information. UTD furnishes each student with a free email account that is to be used in all communication with university personnel. The Department of Information Resources at U.T. Dallas provides a method for students to have their U.T. Dallas mail forwarded to other accounts.

Withdrawal from Class

The administration of this institution has set deadlines for withdrawal of any college-level courses. These dates and times are published in that semester's course catalog. Administration procedures must be followed. It is the student's responsibility to handle withdrawal requirements from any class. In other words, I cannot drop or withdraw any student. You must do the proper paperwork to ensure that you will not receive a final grade of "F" in a course if you choose not to attend the class once you are enrolled.

Student Grievance Procedure

Procedures for student grievances are found in Title V, Rules on Student Services and Activities, of the university’s Handbook of Operating Procedures.

In attempting to resolve any student grievance regarding grades, evaluations, or other fulfillments of academic responsibility, it is the obligation of the student first to make a serious effort to resolve the matter with the instructor, supervisor, administrator, or committee with whom the grievance originates (hereafter called “the respondent”). Individual faculty members retain primary responsibility for assigning grades and evaluations. If the matter cannot be resolved at that level, the grievance must be submitted in writing to the respondent with a copy of the respondent’s School Dean. If the matter is not resolved by the written response provided by the respondent, the student may submit a written appeal to the School Dean. If the grievance is not resolved by the School Dean’s decision, the student may make a written appeal to the Dean of Graduate or Undergraduate Education, and the deal will appoint and convene an Academic Appeals Panel. The decision of the Academic Appeals Panel is final. The results of the academic appeals process will be distributed to all involved parties.

Copies of these rules and regulations are available to students in the Office of the Dean of Students, where staff members are available to assist students in interpreting the rules and regulations.

Incomplete Grade Policy

As per university policy, incomplete grades will be granted only for work unavoidably missed at the semester’s end and only if 70% of the course work has been completed. An incomplete grade must be resolved within eight (8) weeks from the first day of the subsequent long semester. If the required work to complete the course and to remove the incomplete grade is not submitted by the specified deadline, the incomplete grade is changed automatically to a grade of F.

Disability Services

The goal of Disability Services is to provide students with disabilities educational opportunities equal to those of their non-disabled peers. Essentially, the law requires that colleges and universities make those reasonable adjustments necessary to eliminate discrimination on the basis of disability. For example, it may be necessary to remove classroom prohibitions against tape recorders or animals (in the case of dog guides) for students who are blind. Occasionally an assignment requirement may be substituted (for example, a research paper versus an oral presentation for a student who is hearing impaired). Classes enrolled students with mobility impairments may have to be rescheduled in accessible facilities. The college or university may need to provide special services such as registration, note-taking, or mobility assistance.

It is the student’s responsibility to notify his or her professors of the need for such an accommodation. Disability Services provides students with letters to present to faculty members to verify that the student has a disability and needs accommodations. Individuals requiring special accommodation should contact the professor after class or during office hours.
Religious Holy Days

The University of Texas at Dallas will excuse a student from class or other required activities for the travel to and observance of a religious holy day for a religion whose places of worship are exempt from property tax under Section 11.20, Tax Code, Texas Code Annotated.

The student is encouraged to notify the instructor or activity sponsor as soon as possible regarding the absence, preferably in advance of the assignment. The student, so excused, will be allowed to take the exam or complete the assignment within a reasonable time after the absence: a period equal to the length of the absence, up to a maximum of one week. A student who notifies the instructor and completes any missed exam or assignment may not be penalized for the absence. A student who fails to complete the exam or assignment within the prescribed period may receive a failing grade for that exam or assignment.

If a student or an instructor disagrees about the nature of the absence [i.e., for the purpose of observing a religious holy day] or if there is similar disagreement about whether the student has been given a reasonable time to complete any missed assignments or examinations, either the student or the instructor may request a ruling from the chief executive officer of the institution, or his or her designee. The chief executive officer or designee must take into account the legislative intent of TEC 51.911(b), and the student and instructor will abide by the decision of the chief executive officer or designee.

_These descriptions and timelines are subject to change at the discretion of the Professor._

UTD