

DC Simulations and Sub-circuit Modeling





DC Simulation

You get steady-state DC voltages and currents according to Ohm's Law: V= IR

- Capacitors = treated as ideal open circuits
- Inductors = treated as ideal short circuits
- Topology check: dc path to ground (may add T ohms)
- DC convergence occurs when 2 conditions are met: Voltage change at each iteration is zero and Kirchoff's Law is satisfied: sum of node current = 0.





DC simulation controller



DC Parameters and Device Values



Schematic Annotation of DC values

Immediately after DC simulation, click: Simulate > Annotate DC Solution.



No controller settings necessary!



Minus sign used for current flowing out of a connection. Otherwise, current flows into a connection or device.

DC Simulation Controller is required in all simulations if you want DC annotation.



Simulate >



Wire/Pin Labels (node names) in Schematic



Or use the command: Edit > Wire/Pin Label Attributes

For busses, see: examples/Tutorial/wire_bus_prj It is a documented example.



Next, VARS...





Variable Equations: VAR

The **VAR** is a declaration (initialization).



TIP: Add dummy (X,Y,Z) variables



Component parameters can be assigned to a variable: VAR.

VARS can be used with optimization, parameter sweeps, and other applications!

and then edit them	n on-screen.
Variables and Equations:1	2
VAR Instance Name (name[<start:stop>]) VAR1 Select Parameter X=1.0 Y=1.0 Z=1.0</start:stop>	Variable or Equation Entry Mode Standard Image: Constraint of the second se
Add Cut Paste	Tune/Opt/Stat/DOE Setup Display parameter on schematic Component Options
Variable Value : Variable equation	
OK Apply Car	ncel Reset Help



ADS and Analog Models

In ADS, devices are modeled in various ways:





more on Analog Models...

- **Model Cards**: use a built-in symbol and model card which lists all the parameters that you can modify. This example is a BJT (Gummel-Poon) model.
- You will use this method in the lab exercise!



Verilog-A: ADS supports Verilog-A (LRM version 2.2 compliant)

- Place your Verilog-A code (text file) in: PROJECT_DIR/veriloga for the current project or in \$HOME/hpeesof/veriloga for all projects.
- Add a symbol and bitmap (similar to user compiled model).
- The Verilog-A device will have all the functionality of other ADS models.
- For more information see the examples in:

\$HPEESOF_DIR/examples/Verilog-A/Tutorial_prj





Wiring and Moving components



Symbols, units, names, case sensitivity

Circle for mutual / inductance:



Slash for pin# 1 C (layout): C=1.0 pF

Example of on-screen control:

- **C** (component type): changes the component
- **C1** (instance name): rename it: c_shunt
- **C=** (parameter): a number (unit) or valid variable.

Case Sensitivity:

UNIX is always case sensitive **PC** is usually case sensitive (Linux)

Exception: Windows - insert R - after the first insert, it will recognize either r or R.
But m=milli, M=mega, V=volts, and VARS are case sensitive all of the time!



QUIZ: Is this valid?

C coupling_c C = x

Next, preferences...

Answer: YES, if x is a valid VAR: x=1pF

Schematic Preferences are available





eferences for Schematic: 7 Select Grid/Snap Placement Pin/Te	e Entry/Edit Component Te:	xt/Wire Label Text Display	Format: determines the amoun of text used on schematic for component tuning, opt, stats, DOE.
Component Text	Apply To Layer: Component Name labels	Display: Parameter Rows 15	Entry/Edit Arc/Circle resolution (degrees) Used when converting to polycops 5
Font Type Arial For CAE Point 12	Instance Name identifiers Component Parameter parameters	Full Short None Tune Image: Control of the state of the	Auto-backup edit count 20 Undo edit count 100 Rotation increment (angle) 90 Drag and Move
Wire/Pin Label Font/Color Definition Font Type Arial For CAE	Point 12	Color	Threshold Units 6 screen pixels These are only some of the Entry choices.
OK Apply Reset	Save Read	. Cancel Help	Hot Key Exercise.

4

NOTE: Set <u>wire color</u> in: Options > Layers.

ADS default Hot Keys



Try this now if ADS is running: click the
 F5 key, and select a component like the
 Mixer – then move the cursor and the text
 will follow inside the dashed box...

Hot Keys are global for all projects!

If you don't like mouse clicks, then use your keyboard: HOT KEYS! Hot keys are global for all projects.



Setting up Hot Keys for all projects (global)

STEP 1: Create a new project: **amp_1900** (you will use this for the next few labs). STEP 2: Open a new schematic and click **Tools > Hot Key / Toolbar Configuration**

STEP 3: Set up a hot key for the **Simulation Setup:**

🖩 Confi	gurati	on:4					×
Hot Key	Toolbar	Component Menu/Hot Key					
Category				Item			
Category Tools\US Tools\Ex Tools\In Layout\ Simulate Window Dynamic Dynamic Dynamic Setup Sir Current New Ho Ctrl Alt Shif	ser-Compil sport ADS aport Syste e CLink CLink Insta nulation Hot Key: t Key: t	led Model\ Ptolemy Design\ em Model\ nce\ S		Item Simulate Simulation Stop and F Tuning Smart Sim Highlight N Annotate I	Setup Variables Setup Release Simulator Indation Wizard lode DC Solution	Assign Reset	Image: A state of the state
	ж	Apply	Car	ncel	Default	Help	

Also recommended: X for Edit > Move > Move and Disconnect You can also use R for rotate instead of the default: Ctrl + R

a. Select the command.

- b. Type in the letter: **s** (not case sensitive).
- c. Click: Assign & Apply.
- d. Press the S key to verify it works:

🗟 Simulatio	on Seti	. р:4		
Simulation mode		Local		~
Setup Remot	e Distrit	outed		
Dataset				
rf_sys_20dB			Browse.	
-Data Display-				
rf_sys			Browse.	
Open Data	Display whe	n simulation	n	
Simulate	Apply	Canc	el 🗌 🚺	Help



Lab 3:

DC Simulations and modeling the sub-circuit



Steps in the Design Process: labs 2-9

You are here:

Now its time to model the transistor as a sub-circuit and create a bias network that will be the core of the amplifier.



- Design the RF sys behavioral model receiver
- Test conversion gain, spectrum, etc.
- Start amp_1900 design subckt parasitics
- <u>Simulate amp DC conditions & bias network</u>
- Simulate amp AC response verify gain
- Test for noise contributions
- Simulate amp S-parameter response
- Create a matching topology
- Optimize the amp in & out matching networks
- Filter design lumped 200MHz LPF
- Filter design microstrip 1900 MHz BPF
- Transient and Momentum filter analysis
- Amp spectrum, delivered power, Zin HB
- Test amp comp, distortion, two-tone, TOI
- CE basics for spectrum and baseband
- CE for amp_1900 with GSM source
- Replace amp and filters in rf_sys receiver
- Test conversion gain, NF, swept LO power
- Final CDMA system test CE with fancy DDS
- Co-simulation of behavioral system

Start with some Amplifier specifications.

Available voltage: 5 volts Device: Generic NPN - BJT (Gummel-Poon) Collector current: about 3.25 mA Frequency: RF = 1900 MHz Gain: > 15 dB (or much more with this model) 50 ohm match: input and output

Later labs: matching and testing the AMP for TOI, distortion, noise, compression, GSM & CDMA modulation response, and more.

Filters: later labs -1900 MHz BPF (input) and LPF for the IF (output)

YOUR JOB: Build, test, and refine the circuits to meet specifications.





Now – it is time to <u>print</u> out the lab exercise and then watch the lab <u>video</u> before you start:

Lab 1: Circuit Simulation Fundamentals



Lab 2: System Simulation Fundamentals





Lab 5: S-parameter Simulation and Optimization

Lab 6: Filters: Design Guide, Transient, Momentum, DAC

Lab 7: Harmonic Balance Simulation

Lab 8: Circuit Envelope Simulation

Lab 9: Final Circuit and System Simulations

Again, be sure to watch the lab video before doing the step-by-step exercise...



BJT device with package parasitics

G-P Model Card, BJT symbol, parasitics, and port connectors:





Viewing and creating a schematic symbol





Design Parameters for a schematic

Click: File > Design / Parameters to set parameters for your design:

Design Parameters:6	Design Parameters: 17	? 🔀
Name: bjt_pkg General Parameters Description	Name: bjt_pkg General Parameters Edit Parameter	
bjt_pkg Component Instance Name Q Symbol Name SYM_BJT_NPN More Symbols Library Name * Note: An *** indicates current project, Name	beta beta perameter Name beta Value Type Real Default Value (e.g., 1.23e-12) 160 Optional Parameter Type Unitless Parameter Description beta	
 Allow only one instance Include in BOM Layout Object Simulate from Layout (SimLay) Simulate from Layout (SimLay) 	Add Cut Paste Display parameter on schematic Add Cut Paste Optimizable Add Multiplicity Factor (_M) Image: Allow statistical distribution Not edited Copy Parameters From Image: Not netlisted Not netlisted	
Artwork: Specify a layout type and name. Symbol cases and specific values of the specific v	an display alues. • design and it is ready to use as a sub-circuit:	neters Iodels.

Insert the model in a new schematic





Set up a DC curve sweep with a template



Calculate resistor values and test bias network



